

09730629

**IN THE CLAIMS**

Please amend the claims to be in the form as follows:

Claim 1 (currently amended): A transmission system comprising at least a station of a first type and a station of a second type which include a transmitting part having a transmit timing controller for transmitting data at a transmit timing and a receiving part having synchronizing circuits for synchronization with data transmitted from another different station types to provide a receive timing, characterized in that the transmit timing is fixed in response to the receive timing characterized in that the receiving part of the station of the second type has a synchronization circuit that provide chip fractions shifted in time.

Claim 2 (currently amended): A transmission system as claimed in Claim 1, formed by a station of the first type where the receiving part comprising a synchronizing circuit for determining the receiving timing of a plurality of stations of the second type, characterizing characterized in that the synchronizing circuit of the station of the first type is known to all the stations of the second type.

Claim 3 (previously presented): A transmission system as claimed in Claim 1 characterized in that the stations of the second type comprise means for evaluating a frequency shift, of the receiving frequency relative to the transmitting frequency of the station of the first type and means for modifying the transmitting frequency of the station of the second type as a function of this frequency deviation.

Claim 4 (currently amended): A transmission station of the first type suitable for a system comprising at least a station of a first type and a station of a second type which include a transmitting part having a transmit timing controller for transmitting data at a transmit timing and a receiving part having synchronizing circuits for synchronization with data transmitted from another different station types to provide a receive timing, characterized in that the receiving part of the station of the second type has a synchronization circuit that provide chip fractions shifted in time and the station of the first type it comprises a receiving circuit to be shared by all the stations of the second type to which it is connected.

Serial No. 09/730,679

4

BEST AVAILABLE COPY

Claim 5 (currently amended): A synchronization method suitable for a system comprising at least a station of a first type and a station of a second type which include a transmitting part having a transmit timing controller for transmitting data at a transmit timing and a receiving part having synchronizing circuits for synchronization with data transmitted from another different station types to provide a receive timing, characterized in that it comprises the following steps:

- providing the receiving part of the station of the second type with a synchronization circuit that generates chip fractions shifted in time,
- measuring the receive clock deviation made at the stations of the second type,
- comparing the transmit clock at the station of the second type by adopting the opposite deviation value,
- 
- single synchronization of the receive clock at the station of the first type.

R 1-126  
Claim 6 (new): A transmission system as claimed in Claim 1, wherein the synchronization circuit provides chip fractions shifted in time produces a first output corresponding to a satisfactory state of synchronism.

7  
Claim 7 (new): A transmission system as claimed in Claim 5, wherein the synchronization circuit provides chip fractions shifted in time produces an already produced chip fraction output that contains chip fraction previously produced at the first output.

8  
Claim 8 (new): A transmission system as claimed in Claim 6, wherein the synchronization circuit provides chip fractions shifted in time produces a recently produced chip fraction output that contains chip fraction that have just been produced.

9  
Claim 9 (new): A transmission system as claimed in Claim 7, wherein the receiving part of the station of the second type further comprises an analysis circuit receives chip fractions shifted in time by the synchronization circuit and determines a frequency drift, therefrom.

10  
Claim 10 (new): A transmission system as claimed in Claim 8, wherein the receiving part of the

Serial No. 09/730,679

5

BEST AVAILABLE COPY

station of the second type further comprises means for modifying clock frequencies in response to the frequency drift.

Claim ~~10~~<sup>11</sup> (new): A transmission system as claimed in Claim 4, wherein the synchronization circuit provides chip fractions shifted in time produces a first output corresponding to a satisfactory state of synchronism.

Claim ~~11~~<sup>12</sup> (new): A transmission system as claimed in Claim 10, wherein the synchronization circuit provides chip fractions shifted in time produces an already produced chip fraction output that contains chip fraction previously produced at the first output.

Claim ~~12~~<sup>13</sup> (new): A transmission system as claimed in Claim 11, wherein the synchronization circuit provides chip fractions shifted in time produces a recently produced chip fraction output that contains chip fraction that have just been produced.

Claim ~~13~~<sup>14</sup> (new): A transmission system as claimed in Claim 12, wherein the receiving part of the station of the second type further comprises an analysis circuit receives chip fractions shifted in time by the synchronization circuit and determines a frequency drift, therefrom.

Claim ~~14~~<sup>15</sup> (new): A transmission system as claimed in Claim 13, wherein the receiving part of the station of the second type further comprises means for modifying clock frequencies in response to the frequency drift.

Claim ~~15~~<sup>16</sup> (new): A method as claimed in Claim 5, wherein the synchronization circuit provides chip fractions shifted in time produces a first output corresponding to a satisfactory state of synchronism.

Claim ~~16~~<sup>17</sup> (new): A method as claimed in Claim 15, wherein the synchronization circuit provides chip fractions shifted in time produces an already produced chip fraction output that contains chip fraction previously produced at the first output.

<sup>18</sup>  
Claim ~~17~~ (new): A method as claimed in Claim 16, wherein the synchronization circuit provides chip fractions shifted in time produces a recently produced chip fraction output that contains chip fraction that have just been produced.

<sup>19</sup>  
Claim ~~18~~ (new): A method as claimed in Claim 17, wherein the receiving part of the station of the second type further comprises an analysis circuit receives chip fractions shifted in time by the synchronization circuit and determines a frequency drift, therefrom.

<sup>20</sup>  
Claim ~~19~~ (new): A method as claimed in Claim 18, wherein the receiving part of the station of the second type further comprises means for modifying clock frequencies in response to the frequency drift.

BEST AVAILABLE COPY